2020 February 29 Breaking Changes Update (#8064)
[jackhill/qmk/firmware.git] / keyboards / cannonkeys / satisfaction75 / i2c_master.c
CommitLineData
6b4549da
AK
1/* Copyright 2018 Jack Humbert
2 * Copyright 2018 Yiancar
3 *
4 * This program is free software: you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation, either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program. If not, see <http://www.gnu.org/licenses/>.
16 */
17
18/* This library is only valid for STM32 processors.
19 * This library follows the convention of the AVR i2c_master library.
20 * As a result addresses are expected to be already shifted (addr << 1).
21 * I2CD1 is the default driver which corresponds to pins B6 and B7. This
22 * can be changed.
23 * Please ensure that HAL_USE_I2C is TRUE in the halconf.h file and that
24 * STM32_I2C_USE_I2C1 is TRUE in the mcuconf.h file. Pins B6 and B7 are used
25 * but using any other I2C pins should be trivial.
26 */
27
28#include "i2c_master.h"
29#include "quantum.h"
30#include <string.h>
31#include <hal.h>
6b4549da
AK
32
33static uint8_t i2c_address;
34
35// This configures the I2C clock to 400khz assuming a 48Mhz clock
36// For more info : https://www.st.com/en/embedded-software/stsw-stm32126.html
37static const I2CConfig i2cconfig = {
38 STM32_TIMINGR_PRESC(0x00U) |
39 STM32_TIMINGR_SCLDEL(0x03U) | STM32_TIMINGR_SDADEL(0x01U) |
40 STM32_TIMINGR_SCLH(0x03U) | STM32_TIMINGR_SCLL(0x09U),
41 0,
42 0
43};
44
b23c3b0f
AK
45static i2c_status_t chibios_to_qmk(const msg_t status) {
46 switch (status) {
0a645225
RC
47 case I2C_NO_ERROR:
48 return I2C_STATUS_SUCCESS;
49 case I2C_TIMEOUT:
50 return I2C_STATUS_TIMEOUT;
51 // I2C_BUS_ERROR, I2C_ARBITRATION_LOST, I2C_ACK_FAILURE, I2C_OVERRUN, I2C_PEC_ERROR, I2C_SMB_ALERT
52 default:
53 return I2C_STATUS_ERROR;
54 }
55}
56
6b4549da
AK
57__attribute__ ((weak))
58void i2c_init(void)
59{
60 // Try releasing special pins for a short time
61 palSetPadMode(GPIOB, 6, PAL_MODE_INPUT);
62 palSetPadMode(GPIOB, 7, PAL_MODE_INPUT);
63
64 chThdSleepMilliseconds(10);
65
66 palSetPadMode(GPIOB, 6, PAL_MODE_ALTERNATE(1) | PAL_STM32_OTYPE_OPENDRAIN);
67 palSetPadMode(GPIOB, 7, PAL_MODE_ALTERNATE(1) | PAL_STM32_OTYPE_OPENDRAIN);
68
69 //i2cInit(); //This is invoked by halInit() so no need to redo it.
70}
71
0a645225 72i2c_status_t i2c_start(uint8_t address)
6b4549da
AK
73{
74 i2c_address = address;
75 i2cStart(&I2C_DRIVER, &i2cconfig);
0a645225 76 return I2C_STATUS_SUCCESS;
6b4549da
AK
77}
78
0a645225 79i2c_status_t i2c_transmit(uint8_t address, const uint8_t* data, uint16_t length, uint16_t timeout)
6b4549da 80{
6b4549da
AK
81 i2c_address = address;
82 i2cStart(&I2C_DRIVER, &i2cconfig);
83 i2cAcquireBus(&I2C_DRIVER);
26eef35f 84 msg_t status = i2cMasterTransmitTimeout(&I2C_DRIVER, (i2c_address >> 1), data, length, 0, 0, TIME_MS2I(timeout));
6b4549da 85 i2cReleaseBus(&I2C_DRIVER);
b23c3b0f 86 return chibios_to_qmk(status);
6b4549da
AK
87}
88
0a645225 89i2c_status_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout)
6b4549da
AK
90{
91 i2c_address = address;
92 i2cStart(&I2C_DRIVER, &i2cconfig);
26eef35f 93 msg_t status = i2cMasterReceiveTimeout(&I2C_DRIVER, (i2c_address >> 1), data, length, TIME_MS2I(timeout));
b23c3b0f 94 return chibios_to_qmk(status);
6b4549da
AK
95}
96
0a645225 97i2c_status_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, const uint8_t* data, uint16_t length, uint16_t timeout)
6b4549da
AK
98{
99 i2c_address = devaddr;
100 i2cStart(&I2C_DRIVER, &i2cconfig);
101
102 uint8_t complete_packet[length + 1];
103 for(uint8_t i = 0; i < length; i++)
104 {
105 complete_packet[i+1] = data[i];
106 }
107 complete_packet[0] = regaddr;
108
26eef35f 109 msg_t status = i2cMasterTransmitTimeout(&I2C_DRIVER, (i2c_address >> 1), complete_packet, length + 1, 0, 0, TIME_MS2I(timeout));
b23c3b0f 110 return chibios_to_qmk(status);
6b4549da
AK
111}
112
5fa0a274 113i2c_status_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout)
6b4549da
AK
114{
115 i2c_address = devaddr;
116 i2cStart(&I2C_DRIVER, &i2cconfig);
26eef35f 117 msg_t status = i2cMasterTransmitTimeout(&I2C_DRIVER, (i2c_address >> 1), &regaddr, 1, data, length, TIME_MS2I(timeout));
b23c3b0f 118 return chibios_to_qmk(status);
6b4549da
AK
119}
120
0a645225 121void i2c_stop(void)
6b4549da
AK
122{
123 i2cStop(&I2C_DRIVER);
6b4549da 124}